PipeCheck Hands-On



Overview

- Will take you through modelling simple uarches in μSpec
- simpleSC: An SC microarchitecture
 - Partially completed uarch specification in VM, you will fill in remainder
- Initially, will look at verifying individual litmus test programs
- Later, will look at verifying across all programs (an infinite space!)







The simpleSC Microarchitecture











- 1. Start VirtualBox VM
- 2. Open a Terminal

3. Partially completed SC uarch in

/home/check/pipecheck_tutorial/uarches/SC_fillable.uarch





µSpec: A DSL for Specifying Microarchitectures

- Language has capabilities similar to first-order logic (FOL)
 - forall, exists, AND (/\), OR (\/), NOT (~), implication (=>)
 - Has a number of built-in predicates which take memory operations as input
 - e.g. ProgramOrder i j where i and j are loads/stores
 - Other predicates include SamePhysicalAddress, SameData, IsAnyRead, ...
 - See "Check Quick Start" handout for a more extensive list
 - Predicates can also reference nodes and edges
 - e.g. EdgeExists ((i1, Fetch), (i2, Fetch))
 - This predicate is true iff an edge exists between ${\tt i1}$ and ${\tt i2}$'s ${\tt Fetch}$ stages
 - All µhb edges are transitive (so µSpec is not a subset of FOL)



µSpec: A DSL for Specifying Microarchitectures

- Microarchitecture spec has three components:
 - Stage identifier definitions
 - Macro definitions (optional)
 - Axiom definitions
- Macros allow:
 - decomposition of axioms into smaller parts
 - reuse of uspec fragments
- Axioms are each a **partial** ordering on the events in an execution
- Job of PipeCheck is to ensure that these axioms correctly work together to uphold ISA-level MCM requirements for a litmus test





Finding Axioms













The Instr_Path Axiom



Specifying µSpec Nodes

- A node represents a particular event in a particular instruction's execution
- Format for nodes is: (instr, stage/event_name)
- Thus, (i, Fetch) represents the fetch stage of instruction i...













The PO_Fetch Axiom

All instructions on the Axiom "PO_Fetch": forall microops "i1", forall microops "i2", SameCore i1 i2 /\ ProgramOrder i1 i2 => AddEdge ((i1, Fetch), (i2, Fetch), "PO", "blue").

Memory Hierarchy



The PO_Fetch Axiom



The PO_Fetch Axiom



















The Execute_Stage_Is_In_order Axiom

If two instructions on the

Axiom "Execute_stage_is_in_order":
forall microops "i1",
forall microops "i2",
SameCore i1 i2 /\
EdgeExists ((i1, Fetch), (i2, Fetch), "") =>
AddEdge ((i1, Execute), (i2, Execute), "PPO").

Memory Hierarchy



The Execute_Stage_Is_In_order Axiom

If two instructions on the

Axiom "Execute_stage_is_in_order":
forall microops "i1",
forall microops "i2",
SameCore i1 i2 /\
EdgeExists ((i1, Fetch), (i2, Fetch), "") =>
AddEdge ((i1, Execute), (i2, Execute), "PPO").

If instructions on same core go through Fetch in order...

Memory Hierarchy



The Execute_Stage_Is_In_order Axiom

If two instructions on the

Axiom "Execute stage is in order": forall microops "i1", forall microops "i2", SameCore i1 i2 /\ EdgeExists ((i1, Fetch), (i2, Fetch), "") => AddEdge ((i1, Execute), (i2, Execute), "PPO"). ...then they go through Execute in the same order.













The Writeback_Stage_Is_In_Order Axiom If two instructions on the same core go through Fetch in order, they will go through Writeback in the same order Axiom "Writeback stage is in order": forall microops "i1", forall microops "i2", i1 i2 /\ EdgeExists ((i1, ____), (i2, ____),), (i2, AddEdge ((i1, "PPO").

Memory Hierarchy



The Writeback_Stage_Is_In_Order Axiom

If <u>two instructions</u> on the <u>same core go</u> through <u>Fetch in</u> <u>order</u>, they will go through <u>Writeback</u> in the <u>same order</u>

```
Axiom "Writeback_stage_is_in_order":
forall microops "i1",
forall microops "i2",
SameCore i1 i2 /\
EdgeExists ((i1, Fetch), (i2, Fetch), "") =>
AddEdge ((i1, Writeback), (i2, Writeback), "PPO").
```

Memory Hierarchy






















The WriteSerialization Axiom

Axiom "WriteSerialization": forall microops "i1", forall microops "i2", (~(SameMicroop i1 i2) /\ IsAnyWrite i1 /\ IsAnyWrite i2 /\ SamePhysicalAddress i1 i2) => (EdgeExists ((i1, Writeback), (i2, Writeback)) \/ EdgeExists ((i2, Writeback), (i1, Writeback))).

in the same order

Memory Hierarchy



The WriteSerialization Axiom



The WriteSerialization Axiom



µhb Graphs for co-mp Using Axioms WriteSerialization axiom

Thread 0	Thread 1
i1: Store [x] ← 1 i2: Store [x] ← 2	i3: r1 = Load [x] i4: r2 = Load [x]
SC Forbids : r1=2, r2=1, Mem[x] = 2	





Thread 0	Thread 1
i1: Store [x] ← 1 i2: Store [x] ← 2	i3: r1 = Load [x] i4: r2 = Load [x]
SC Forbids : $r1=2$, $r2=1$, Mem[x] = 2	



Thread 0	Thread 1
i1: Store [x] ← 1 i2: Store [x] ← 2	i3: r1 = Load [x] i4: r2 = Load [x]
SC Forbids: $r1=2$, $r2=1$, Mem[x] = 2	



We will focus on left graph going forward

Thread 0	Thread 1
i1: Store [x] ← 1 i2: Store [x] ← 2	i3: r1 = Load [x] i4: r2 = Load [x]
SC Forbids : r1=2, r2=1, Mem[x] = 2	





If a <u>litmus test requires</u> that an <u>address</u> has the <u>value</u> of a certain write at the <u>end of the test</u>, <u>that write</u> must be the <u>last</u> to reach memory.





If a <u>litmus test requires</u> that an <u>address</u> has the <u>value</u> of a certain write at the <u>end of the test</u>, <u>that write</u> must be the <u>last</u> to reach memory.













The EnforceWritePPO Axiom

A <u>write</u> must <u>complete its writeback</u> before <u>execution</u> of <u>loads/stores</u> on the <u>same core</u> that are <u>fetched after</u> the write.



The EnforceWritePPO Axiom

A <u>write</u> must <u>complete its writeback</u> before <u>execution</u> of <u>loads/stores</u> on the <u>same core</u> that are <u>fetched after</u> the write.

```
Axiom "EnforceWritePPO":
  forall microop "w",
  forall microop "i",
  (IsAnyWrite w /\ SameCore w i
   /\ EdgeExists((w, Fetch), (i, Fetch), "")) =>
        AddEdge ((w, Writeback), (i, Execute)).
```

Memory Hierarchy









If a <u>load</u> reads the <u>initial value</u> of a memory location, it must <u>execute before any write to</u> <u>that location</u> reaches <u>Mem</u>.

Writeback_{i1}



$$Y = 0$$



If a load reads the initial value of a memory location, it must execute before any write to that location reaches Mem.





w: Store y=1

If a load reads the initial value of a memory location, it must execute before any write to that location reaches Mem.





```
DefineMacro "BeforeAllWrites":
  DataFromInitialStateAtPA i /\
  forall microop "w", (
  (IsAnyWrite w /\ SamePhysicalAddress w i
    /\ ~SameMicroop i w) =>
                                          ))).
    AddEdge ((i, ), (w,
           Writeback<sub>1</sub>
```



The BeforeAllWrites Macro DefineMacro "BeforeAllWrites": DataFromInitialStateAtPA i /\ forall microop "w", ((IsAnyWrite w /\ SamePhysicalAddress w i /\ ~SameMidroop i w) => AddEdge ((i,), (w,))). Write back_{i1} w: Store y=1 _____i: Load y=0 Macro: This is a µSpec fragment that can be instantiated as part of a larger axiom



```
DefineMacro "BeforeAllWrites":
  DataFromInitialStateAtPA i /\
  forall microop "w", (
  (IsAnyWrite w /\ SamePhysicalAddress w i
    /\ ~SameMicroop i w) =>
    AddEdge ((i, ____), (w, _____))).
```

If a <u>load</u> reads the <u>initial value</u> of a memory location, it must <u>execute before</u> any write to that addr completes its <u>writeback</u>.





```
DefineMacro "BeforeAllWrites":
  DataFromInitialStateAtPA i /\
  forall microop "w", (
  (IsAnyWrite w /\ SamePhysicalAddress w i
    / \ \sim SameMicroop i w) =>
    AddEdge ((i, Execute), (w, Writeback))).
           Writeback<sub>11</sub>
```

DefineMacro "BeforeAllWrites":

DataFromInitialStateAtPA i /\

forall microop "w", (

(IsAnyWrite w /∖ SamePhysicalAddress w i

Writeback_{i1}

AddEdge ((i, Execute), (w, Writeback))).



i: Load y=

Enforce that the load executes before all writes to its address in the test






A <u>load</u> must <u>execute</u> either <u>before or after</u> any write to <u>its</u> <u>address</u> completes <u>writeback</u>.



Core 1







The Before_Or_After_Every_SameAddrWrite Macro

DefineMacro "Before_Or_After_Every_SameAddrWrite":
 forall microop "w", (
 (IsAnyWrite w /\ SamePhysicalAddress w i) =>
 (AddEdge ((w, Writeback)), (i, Execute)) \/
 AddEdge ((i, Execute), (w, Writeback)))).









A load must read from the latest write to that address to reach memory.





Alternatively:

1) The load must execute after the write it reads from

2) <u>No writes to that address between the source write and the read</u>





Alternatively:

1) The load must execute after the write it reads from

2) <u>No writes to that address between the source write and the read</u>



Alternatively:

1) The load must execute after the write it reads from

2) <u>No writes</u> to <u>that address</u> <u>between</u> the <u>source</u> write and the <u>read</u>





Alternatively:

1) The load must execute after the write it reads from

2) <u>No writes</u> to <u>that address</u> <u>between</u> the <u>source</u> write and the <u>read</u>



The No_SameAddrWrites_Btwn_Src_And_Read Macro

DefineMacro "No SameAddrWrites Btwn Src And Read": exists microop "w", (IsAnyWrite w /\ wi/\ wi /\ AddEdge ((w, Writeback), (i, Execute)) /\ ~(exists microop "w'", IsAnyWrite w' /\ i w' /\ ~SameMicroop w w' /\ EdgesExist [((w, Writeback), (w', Writeback)); ((w', Writeback), (i, Execute))])). 1) The load must execute after the write it reads from

2) <u>No writes</u> to <u>that address</u> <u>between</u> the <u>source</u> write and the <u>read</u>



The No_SameAddrWrites_Btwn_Src_And_Read Macro

DefineMacro "No_SameAddrWrites Btwn Src And Read": exists microop "w", (IsAnyWrite w /\ SamePhysicalAddress w i /\ SameData w i /\ AddEdge ((w, Writeback), (i, Execute)) /\ ~(exists microop "w'", IsAnyWrite w' /\ SamePhysicalAddress i w' /\ ~SameMicroop w w' /\ EdgesExist [((w, Writeback), (w', Writeback)); ((w', Writeback), (i, Execute))])).

The No_SameAddrWrites_Btwn_Src_And_Read Macro DefineMacro "No_SameAddrWrites Btwn Src And Read": exists microop "w", IsAnyWrite w /∖ SamePhysicalAddress w i /∖ SameData w i /\ AddEdge ((w, Writeback), (i, Execute)) /\ ~(exists microop "w'", IsAnyWrite w' /\ SamePhysicalAddress i w' /\ ~SameMicroop w w' /\ EdgesExist [(w, Writeback), (w', Writeback)); ((w', Writeback), (i, Execute))])). Read i executes after its source write w reaches memory...



The No_SameAddrWrites_Btwn_Src_And_Read Macro

DefineMacro "No_SameAddrWrites_Btwn_Src_And_Read": exists microop "w", (IsAnyWrite w /\ SamePhysicalAddress w i /\ SameData w i /\ AddEdge ((w, Writeback), (i, Execute)) /\ ~(exists microop "w'", IsAnyWrite w' /\ SamePhysicalAddress i w' /\ ~SameMicroop w w' /\ EdgesExist [((w, Writeback), (w', Writeback));

((w', Writeback), (w', Writeback)), ((w', Writeback))).

...and there are no writes w' to that addr between the source write w and the read i. Putting the Macros together: the Read_Values axiom

```
Axiom "Read Values":
forall microops "i",
IsAnyRead i =>
(ExpandMacro BeforeAllWrites \/
    ExpandMacro No SameAddrWrites Btwn Src And Read
    / 
    ExpandMacro Before Or After Every_SameAddrWrite
  )).
```

```
Putting the Macros together: the Read_Values axiom
Axiom "Read Values":
forall microops "i",
IsAnyRead i =>
(ExpandMacro BeforeAllWrites \/
    ExpandMacro No SameAddrWrites_Btwn_Src_And_Read
    / 
    ExpandMacro Before Or After Every SameAddrWrite
  )).
For all reads i (same identifier
used in the macros)...
```



Putting the Macros together: the Read_Values axiom











Initially, Mem[x] = 0

i1: Store [x] ← 1 i2: Store [x] ← 2	i3: r1 = Load [x] i4: r2 = Load [x]
	2 1 1 1 2

Test your completed SC uarch!

Assuming you are in ~/pipecheck_tutorial/uarches/
\$ check -i ../tests/SC_tests/co-mp.test -m SC_fillable.uarch

If your uarch is valid, the above will create co-mp.pdf in your # current directory (open pdfs from command line with evince) # To run the solution version of the SC uarch on this test: # (Note: this will overwrite the co-mp.pdf in your current folder) \$ check -i ../tests/SC_tests/co-mp.test -m SC.uarch -d solutions/

If you get an error (cannot parse uarch, ps2pdf crashes, etc), # examine your syntax or ask for help. # If the outcome is observable ("BUG"), compare the graphs # generated by the solution uarch to those of your uarch.

To compare the uarches themselves:
\$ diff SC_fillable.uarch solutions/SC.uarch

Run the entire suite of SC litmus tests!

Assuming you are in ~/pipecheck_tutorial/uarches/
\$ run_tests -v 2 -t ../tests/SC_tests/ -m SC_fillable.uarch

The above will generate *.gv files in ~/pipecheck_tutorial/out/ # for all SC tests, and output overall statistics at the end. If # the count for "Buggy" is non-zero, your uarch is faulty. Look for the tests that output "BUG" to find out which tests fail.

You can use gen_graph to convert gv files into PDFs:
\$ gen_graph -i <test_gv_file>

Compare your uarch with the solution SC uarch using diff to find # discrepancies:

\$ diff SC_fillable.uarch solutions/SC.uarch

PipeCheck Verification Time



Runtime (s)

Covered the basics of what PipeCheck can do...

But there's more!

PipeCheck can handle heterogeneous pipelines:





Covered the basics of what PipeCheck can do...

...and microarchitectural optimizations...





Covered the basics of what PipeCheck can do...

...and the methodology is extensible to other ordering types, including...



<u>COATCheck:</u> Addr Translation/Virtual Memory orderings that affect consistency



PipeCheck Summary

- Fast, automated per-program verification
- Check implementation against ISA spec
- Decompose RTL verification into smaller per-axiom sub-problems
 - More on that after the coffee break with RTLCheck!
- Open-Sourced:

https://github.com/daniellustig/coatcheck

Repo from this tutorial:

https://github.com/ymanerka/pipecheck_tutorial

